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ABSTRACT 
Trinary DC source cascaded H-bridge multilevel inverter and the switching pattern scheme is used to improve the 
performance of Multilevel Inverter (MLI) which reduces the switching losses. The proposed MLI can synthesize high 
quality output voltage near to sinusoidal waves. This scheme significantly reduces the Total Harmonic Distortion (THD) 
and switching losses. The circuit configuration is simple and easy to control.  For the developed technique simulations are 
carried out through MATLAB/SIMULINK 
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I. INTRODUCTION 
Now a days multilevel inverters are widely used in power systems. Improved harmonic characteristics and ability to handle 
high voltage and high power are the major factors for developing such type of inverters. Also multilevel inverters have low 
switching stresses and high flexibility. There are several topologies which are diode-clamped, flying-capacitor and 
cascaded H-bridge cell [1]-[5]. Among them cascaded H-bridge multilevel inverters are used due to merits such as 
minimum number of components, reliability and modularity so that switching losses are reduced. In the point of obtaining a 
sinusoidal output voltage wave multilevel inverters may increase the number of output voltage levels. However it will need 
more components which results in complexity and increase in cost. To minimize these drawbacks multilevel inverters 
employing cascaded transformers have been studied [6]-[8]. Owing to the Trinary characteristic of output voltage they can 
synthesize high quality output voltage near to sinusoidal waves. By using a cascaded transformer galvanic isolation 
between source and loads are obtained. However the transformer may decrease the power conversion efficiency, as well 
as the volume and cost will be increased. To alleviate these problems we propose a cascaded H-bridge multilevel inverter 
using Trinary DC input source without transformers [6] where the circuit topology is simple and easy to control .This paper 
presents a single phase Trinary DC source nine level inverter topology for investigation with embedded controller 
switching technique. Simulations are performed using MATLAB-SIMULINK. 
II. BASIC OPERATION OF MULTILEVEL INVERTER 
Fig. 1 shows a circuit configuration of a cascaded H-bridge multilevel inverter employing Trinary DC source. The input 
voltage of a first bridge source will be three times that of the second bridge source. By using Vdc and 3Vdc which can 
produce nine output voltage levels such as: -4Vdc, -3Vdc, -2Vdc, -Vdc, 0, Vdc, 2Vdc, 3Vdc, 4Vdc. The lower inverter 
generates a fundamental output voltage with three levels and the upper inverter adds or subtracts one level from the 
fundamental wave to synthesize stepped waves. . Here the final output voltage levels becomes the sum of each terminal 
voltage of H-bridge and it is given as  
                                                       VOUT =VHB1 +VHB2 
In the proposed circuit topology if n number of H-bridge module has independent DC sources in sequence of the power of 
3 then the expected output voltage level is given as  
 
                                                      Vn=3
n
,
 
where n=1, 2, 3… 
 
 
Fig1.Trinary Source MLI 
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III. STAGES OF OPERATION 
STAGE 1: FOR 4VDC 
SWITCHES ON: S11, S14, S21, S24 and the remaining switches are in off condition which produces 4Vdc. 
STAGE 2: FOR 3VDC 
SWITCHES ON: S12, S14, S21, S24 and the remaining switches are in off condition which produces 3Vdc. 
STAGE 3: FOR 2VDC 
SWITCHES ON: S12, S13, S21, S24 and the remaining switches are in off condition which produces 2Vdc. 
STAGE 4: FOR 1VDC 
SWITCHES ON: S11, S14, S22, S24 and the remaining switches are in off condition which produces 1Vdc. 
STAGE 5: FOR 0VDC 
SWITCHES ON: S12, S14, S22, S24 and the remaining switches are in off condition which produces 0Vdc. 
STAGE 6: FOR -1VDC 
SWITCHES ON: S12, S13, S22, S24 and the remaining switches are in off condition which produces -1Vdc. 
STAGE 7: FOR -2VDC 
SWITCHES ON: S11, S14, S22, S23 and the remaining switches are in off condition which produces -2Vdc. 
STAGE 8: FOR -3VDC 
SWITCHES ON: S12, S14, S22, S23 and the remaining switches are in off condition which produces -3Vdc. 
STAGE 9: FOR -4VDC 
SWITCHES ON: S12, S13, S22, S23 and the remaining switches are in off condition which produces -4Vdc. 
 
TABLE 1 SWITCHING SEQUENCE OF TRINARY MULTI LEVEL INVERTER 
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IV. TRINITY DC SOURCCE 
Fig1 shows a trinary dc source which contains cascaded H-bridge of two bridges (HB1 and HB2) having 1Vdc for first 
bridge and the second bridge is 3Vdc. 
The value of the voltage source of first bridge will be three times that of the second bridge to produce nine level inverter 
output. 
If the values of the voltage source in both the bridges are the same then it will produce    5-level inverter.  
If the value of the voltage source in first bridge will be twice that of the second bridge then it will produce 7-level inverter. 
It is compared with the conventional multilevel inverters i.e., diode-clamped, flying capacitor, cascaded H-bridge and 
cascaded transformer based multilevel 
V. SWITCHING SIGNAL GENERATION 
Switching signal generation for proposed multilevel inverter is generated using embedded controller. Fig2-9 shows the 
gating pattern generated using embedded controller 
 
 
 Fig2. Gating pattern of Switch S11 
 
Fig3. Gating pattern of Switch S12 
 
Fig4. Gating pattern of Switch S13 
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Fig5. Gating pattern of Switch S14 
 
Fig6. Gating pattern of Switch S21 
 
Fig7. Gating pattern of Switch S22 
 
Fig8. Gating pattern of Switch S23 
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Fig9. Gating pattern of Switch S24 
VI. SIMULATIONS AND RESULTS 
The simulations are implemented using   Mat Lab. We can notice that the lower inverter generates a fundamental output 
voltage of three levels and the upper inverter adds or subtracts one level from the fundamental wave to synthesize 
stepped waves. Fig13 shows the FFT plot for nine level inverter. The final output voltage becomes the sum of terminal 
voltage of H-bridge modules. The following parameter values are used for simulation: Vdc =25V, R (load) = 100 Ω. 
 
Fig10. UPPER INVERTER TERMINAL VOLTAGE 
 
Fig11. LOWER INVERTER TERMINAL VOLTAGE 
 
Fig12. NINE LEVEL OUTPUT VOLTAGE OF TRINARY MULTI LEVEL INVERTER 
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Fig13. FFT PLOT FOR NINE LEVEL OUTPUT VOLTAGES 
VII. CONCLUSIONS 
Thus it is proposed that cascaded H-bridge multilevel inverter employing Trinary DC sources will obtain a large number of 
output voltage levels with minimum devices and synthesize high quality output voltage near to sinusoidal waves. Also in 
this paper embedded switching scheme is employed and the advantage of using digital scheme is that it reduces the 
uneven degradation of power switches and switching losses. It is observed that proposed topology produce THD of 
18.17% which eliminates the complexity of generating gate signals when the stages are added. Valuable and presentable 
merits of the proposed approach are summarized as 
(1) Economical circuit configuration to produce multilevel outputs by using Trinary input sources. 
(2)  Easy to increase of the output voltage levels and output power owing to modularity characteristic 
(3) Little transition loss of switches due to    
low switching frequency and reduced EMI which is suitable for high voltage applications. 
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